NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >

Items for Subject "Xilinx"

Return to Browse by Subject
Sort by Title Sorting by Date

Showing 4 items.

Issue DateTitleAuthor(s)
Jul-2003 SEU mitigation testing of Xilinx Virtex II FPGAs Yui, Candice; Swift, Gary; Carmichael, Carl; Koga, Rocky; George, Jeffrey S.
9-Sep-2003 Mitigating upsets in SRAM based FPGAs from the Xilinix Virtex 2 Family. Swift, Gary M.; Yui, Candice C.; Carmichael, Carl; Koga, Rocky; George, Jeffrey S.
9-Apr-2007 Initial single event effects testing of the Xilinx Virtex-4 field programmable gate array Allen, Gregory R.; Swift, Gary M.; Carmichael, C.; Tseng, C.
6-Mar-2008 Implementing legacy-C algorithms in FPGA co-processors for performance accelerated smart payloads Pingree, Paula J.; Scharenbroich, Lucas J.; Werne, Thomas A.


Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.