NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/40952

Title: A 540–640-GHz high-efficiency four-anode frequency tripler
Authors: Maestrini, Alain
Ward, John S.
Gill, John J.
Javadi, Hamid S.
Schlecht, Erich
Tripon-Canseliet, Charlotte
Chattopadhyay, Goutam
Mehdi, Imran
Keywords: balanced triplers
frequency multipliers
local oscillators
planar diodes
Issue Date: 9-Sep-2005
Publisher: IEEE
Citation: IEEE Transactions on Microwave Theory and Techniques, Vol. 53, No. 9, p. 2835-2843, September 2005
Abstract: We report on the design and performance of a broad-band, high-power 540–640-GHz fix-tuned balanced frequency tripler chip that utilizes four planar Schottky anodes. The suspended strip-line circuit is fabricated with a 12-micron-thick support frame and is mounted in a split waveguide block. The chip is supported by thick beam leads that are also used to provide precise RF grounding. At room temperature, the tripler delivers 0.9–1.8 mW across the band with an estimated efficiency of 4.5%–9%. When cooled to 120 K, the tripler provides 2.0–4.2 mW across the band with an estimated efficiency of 8%–12%.
URI: http://hdl.handle.net/2014/40952
Appears in Collections:JPL TRS 1992+

Files in This Item:

File Description SizeFormat
04-2991.pdf1.44 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.