BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >
Please use this identifier to cite or link to this item:
|Title: ||A 540–640-GHz high-efficiency four-anode frequency tripler|
|Authors: ||Maestrini, Alain|
Ward, John S.
Gill, John J.
Javadi, Hamid S.
|Keywords: ||balanced triplers|
|Issue Date: ||9-Sep-2005 |
|Citation: ||IEEE Transactions on Microwave Theory and Techniques, Vol. 53, No. 9, p. 2835-2843, September 2005|
|Abstract: ||We report on the design and performance of a broad-band, high-power 540–640-GHz fix-tuned balanced frequency tripler chip that utilizes four planar Schottky anodes. The suspended strip-line circuit is fabricated with a 12-micron-thick support frame and is mounted in a split waveguide block. The chip is supported by thick beam leads that are also used to provide precise RF grounding. At room temperature, the tripler delivers 0.9–1.8 mW across the band with an estimated efficiency of 4.5%–9%. When cooled to 120 K, the tripler provides 2.0–4.2 mW across the band with an estimated efficiency of 8%–12%.|
|Appears in Collections:||JPL TRS 1992+|
Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.