spacer spacer spacer
NASA Logo - Jet Propulsion Laboratory + View the NASA Portal
JPL Home Earth Solar System Stars & Galaxies Technology
Jet Propulsion
Laboratory

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/40824

Title: FPGA insertion guideline
Authors: Sheldon, Douglas
Keywords: Field Programmable Gate Arrays (FPGAs)
Issue Date: Jun-2008
Publisher: Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2008.
Series/Report no.: JPL Publication
08-20
Abstract: FPGAs are semiconductor devices that are programmed by the end user to perform a wide variety of circuit implementations. Programming an FPGA means to implement a custom design by making physical connections on the FPGA chip. These physical connections are made using several different technological approaches. The FPGA as delivered is a generic “blank slate.” It contains programmable circuit and interconnect logic elements. This allows generic chips to become fully customized to meet specific requirements.
URI: http://hdl.handle.net/2014/40824
Appears in Collections:JPL TRS 1992+

Files in This Item:

File Description SizeFormat
08-20.pdf872.86 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Privacy/Copyright beacon home contact us
FIRST GOV + Div 27
+ Inside JPL
+ Daily Planet
NASA Home Page Site last updated on May 1, 2005.

If you have any comments or suggestions for this web site, please e-mail Jennifer Momjian or call 4-5540.