spacer spacer spacer
NASA Logo - Jet Propulsion Laboratory + View the NASA Portal
JPL Home Earth Solar System Stars & Galaxies Technology
Jet Propulsion
Laboratory

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/40765

Title: Scaled CMOS technology reliability users guide
Authors: White, Mark
Chen, Yuan
Keywords: scaling theory
Issue Date: May-2008
Publisher: Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2008.
Series/Report no.: JPL Publication
08-14
Abstract: This work is sponsored by the NASA Electronic Parts and Packaging (NEPP) Program. One of the objectives of this task is to prepare a body of knowledge guideline document summarizing the CMOS technology scaling impact on CMOS parts and parts reliability for space applications. Scaling impact on parts radiation sensitivity is not addressed in this report.
URI: http://hdl.handle.net/2014/40765
Appears in Collections:JPL TRS 1992+

Files in This Item:

File Description SizeFormat
08-014.pdf511.4 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Privacy/Copyright beacon home contact us
FIRST GOV + Div 27
+ Inside JPL
+ Daily Planet
NASA Home Page Site last updated on May 1, 2005.

If you have any comments or suggestions for this web site, please e-mail Jennifer Momjian or call 4-5540.