NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item:

Title: Operation of FPGAs at extremely low temperatures
Authors: Burke, Gary R.
Cozy, Scott
Lacayo, Veronica
Bakhshi, Alireza
Stern, Ryan
Mojarradi, Mohammad
Johnson, Travis
Kolawa, Elizabeth
Bolotin, Gary
Gregoire, Tim
Ramesham, Rajeshuni
Keywords: low temperatures
Field-Programmable Gate Array (FPGA)
Issue Date: 8-Sep-2004
Publisher: Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2004.
Citation: 7th Military and Aerospace Programmable Logic Device (MAPLD) International Conference, Washington, D.C., September 8, 2004.
Abstract: This paper describes the operation of FPGAs at very low temperatures eg -160°C. Both Actel and Xilinx parts are tested It was found that low temperature operations is not a problem with the parts tested, but there is a problem with powering on an FPGA at cold temperatures.
Appears in Collections:JPL TRS 1992+

Files in This Item:

File Description SizeFormat
04-2938.pdf267.91 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.


Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.