BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >
Please use this identifier to cite or link to this item:
|Title: ||Large CMOS imager using hadamard transform based multiplexing|
|Authors: ||Karasik, Boris S.|
Wadsworth, Mark V.
|Keywords: ||CMOS imager|
|Issue Date: ||28-Mar-2005 |
|Publisher: ||Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2005.|
|Citation: ||SPIE Defense and Security Symposium, Orlando, Florida, March 28 - April 1, 2005.|
|Abstract: ||We have developed a concept design for a large (~10k x 10k) CMOS imaging array whose elements are grouped in small subarrays with N pixels in each. The subarrays are code-division multiplexed using the Hadamard Transform (HT) based encoding. The Hadamard code improves the signal-to-noise (SNR) ratio to the reference of the read-out amplifier by a factor of N^1/2. This way of grouping pixels reduces the number of hybridization bumps by N. A single chip layout has been designed and the architecture of the imager has been developed to accommodate the HT base multiplexing into the existing CMOS technology. The imager architecture allows for a trade-off between the speed and the sensitivity. The envisioned imager would operate at a speed >100 fps with the pixel noise < 20 e-. The power dissipation would be ~100 pW/pixe1. The combination of the large format, high speed, high sensitivity and low power dissipation can be very attractive for space reconnaissance applications.|
|Appears in Collections:||JPL TRS 1992+|
Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.