NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item:

Title: On-board fault-tolerant SAR processor for spaceborne imaging radar systems
Authors: Fang, Wai-Chi
Le, Charles
Taft, Stephanie
Keywords: imaging Radar
synthetic aperture radar (SAR)
fault tolerant processor
Issue Date: 21-May-2005
Publisher: Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2005.
Citation: IEEE International Symposium on Circuits and Systems, Kobe, Japan, May 21-24, 2005.
Abstract: A real-time high-performance and fault-tolerant FPGA-based hardware architecture for the processing of synthetic aperture radar (SAR) images has been developed for advanced spaceborne radar imaging systems. In this paper, we present the integrated design approach, from top-level algorithm specifications, system architectures, design methodology, functional verification, performance validation, down to hardware design and implementation.
Appears in Collections:JPL TRS 1992+

Files in This Item:

File Description SizeFormat
05-1329.pdf1.75 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.


Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.