BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >
Please use this identifier to cite or link to this item:
|Title: ||Open-systems architecture of a standardized command interface chip-set for switching and control of a spacecraft power bus|
|Authors: ||Ruiz, Ian B.|
Burke, Gary R.
Whitaker, William D.
Nowicki, Robert M.
|Keywords: ||flight computers|
deep space missions
|Issue Date: ||16-Aug-2004 |
|Publisher: ||International Energy Conversion Engineering Conference (IECEC), Providence, Rhode Island, August 16-19, 2004.|
|Abstract: ||The Jet Propulsion Laboratory (JPL) has developed a command interface chip-set that primarily consists of two mixed-signal ASICs’; the Command Interface ASIC (CIA) and Analog Interface ASIC (AIA). The Open-systems architecture employed during the design of this chip-set enables its use as both an intelligent gateway between the system’s flight computer and the control, actuation, and activation of the spacecraft’s loads, valves, and pyrotechnics respectfully as well as the regulator of the spacecraft power bus. Furthermore, the architecture is highly adaptable and employed fault-tolerant design methods enabling a host of other mission uses including reliable remote data collection. The objective of this design is to both provide a needed flight component that meets the stringent environmental requirements of current deep space missions and to add a new element to a growing library that can be used as a standard building block for future missions to the outer planets|
|Appears in Collections:||JPL TRS 1992+|
Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.