NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/38800

Title: VirtexII 3000 FPGA dynamic burn-in test for military and aerospace applications
Authors: Roosta, Ramin
Sadigursky, Michael
Wang, Tony
Tracton, Phil
Keywords: dynamic burn-in
Field Programmable Gate Array (FPGA)
Issue Date: 8-Sep-2004
Publisher: Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2004.
Citation: 7th International Conference on Military & Aerospace Programmable Logic Devices, Washington, DC., September 8-11, 2004.
URI: http://hdl.handle.net/2014/38800
Appears in Collections:JPL TRS 1992+

Files in This Item:

File Description SizeFormat
04-2798.pdf476.31 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.