NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/38450

Title: An on-board processor for a spaceborne Doppler precipitation radar : requirements and preliminary design
Authors: Durden, Stephen L.
Fischman, M. A.
Tanelli, S.
Johnson, R. A.
Chu, A.
Keywords: radar
precipitation
Doppler
on-board processing
field programmable gate array
Issue Date: 22-Jun-2004
Publisher: Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2004
Citation: Earth Science Technology Conference, Palo Alto, CA, June 22-24, 2004
Abstract: Use of Doppler velocity measurement in spaceborne precipitation radar is highly desirable, since it can allow more accurate retrieval of atmospheric latent heating, which depends on both cloud and rain microphysical processes and on dynamical processes, namely, vertical updrafts and downdrafts. However, if the rain within the antenna beam is very non-uniform, biases can result with conventional pulse-pair processing, and more sophisticated processing is required. The solution is a time-frequency approach, which uses the full Doppler spectrum at each point in time. Since precipitation radars normally operate continuously and collect large amounts of data, real-time, on-board processing of data is needed to reduce the data rate. The objective of this work is to develop an on-board data processor for spaceborne Doppler precipitation radar, using field-programmable gate array (FPGA) technology. This paper describes the simulations and analysis that have been completed during the first year of the project. This includes both analytical calculations and bit-true simulations that allow the effects of finite word length to be explored. Tradeoffs have also been considered between speed and space within the chosen FPGA part. The results of these analyses have been used to develop a complete set of requirements for the processor. Initial design work has begun, based on these requirements. The design is being implemented in Verilog, and a description of this early design effort is also be given.
URI: http://hdl.handle.net/2014/38450
Other Identifiers: Earth Science Technology Conference, Palo Alto, CA, June 22-24, 2004
Earth Science Technology Conference, Palo Alto, CA, June 22-24, 2004
Earth Science Technology Conference, Palo Alto, CA, June 22-24, 2004
Earth Science Technology Conference, Palo Alto, CA, June 22-24, 2004
Earth Science Technology Conference, Palo Alto, CA, June 22-24, 2004
Earth Science Technology Conference, Palo Alto, CA, June 22-24, 2004
Appears in Collections:JPL TRS 1992+

Files in This Item:

File Description SizeFormat
04-1339.pdf1.2 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.