NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/38080

Title: On board processor development for NASA's spaceborne imaging radar with system-on-chip technology
Authors: Fang, Wai-Chi
Keywords: radar
system-on-chip
VLSI
Issue Date: May-2004
Publisher: Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2004.
Citation: 2004 IEEE International Symposium on Circuits and Systems, Vancouver, Canada, May 23, 2004
Abstract: This paper reports a preliminary study result of an on-board spaceborne SAR processor. It consists of a processing requirement analysis, functional specifications, and implementation with system-on-chip technology. Finally, a minimum version of this on-board processor designed for performance evaluation and for partial demonstration is illustrated.
URI: http://hdl.handle.net/2014/38080
Appears in Collections:JPL TRS 1992+

Files in This Item:

File Description SizeFormat
04-1131.pdf485.56 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.