NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/37880

Title: Onboard FPGA-based SAR processing for future spaceborne systems
Authors: Le, Charles
Chan, Samuel
Cheng, Frank
Fang, Winston
Fischman, Mark
Hensley, Scott
Johnson, Robert
Jourdan, Michael
Marina, Miguel
Parham, Bruce
Rogez, Francois
Rosen, Paul
Shah, Biren
Taft, Stephanie
Keywords: SAR processing
algorithm
doppler
spaceborne systems
Issue Date: Apr-2004
Publisher: Pasadena, CA : Jet Propulsion Laboratory, National Aeronautics and Space Administration, 2004.
Citation: IEEE 2004 Radar Conference, Philadelphia, PA, April 26, 2004
Abstract: We present a real-time high-performance and fault-tolerant FPGA-based hardware architecture for the processing of synthetic aperture radar (SAR) images in future spaceborne system. In particular, we will discuss the integrated design approach, from top-level algorithm specifications and system requirements, design methodology, functional verification and performance validation, down to hardware design and implementation.
URI: http://hdl.handle.net/2014/37880
Appears in Collections:JPL TRS 1992+

Files in This Item:

File Description SizeFormat
04-0450.pdf626.87 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.