|
BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2014/36731
|
| Title: | Prototyping and FPGA-based MAP synchronizer for very high rate FQPSK |
| Authors: | Gray, A.
Kang, E. |
| Issue Date: | 22-Oct-2001 |
| Citation: | International Telemetry Conference, 2001
Las Vegas, NV, USA |
| Abstract: | While fundamental formulations of maximum a posteriori (MAP) estimation for symbol timing [1] have been in exisence for some time, it has generally not seen widespread usage in communications receivers due to its relatively greater complexity in comparison to other designs. However, MAP has been shown to provide significant performance advantages for the acquisition and tracking of digital modulations under low SNR conditions when compared to traditional techniques, such as the data transition tracking loop [2]. |
| URI: | http://hdl.handle.net/2014/36731 |
| Appears in Collections: | JPL TRS 1992+
|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
|
