NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/36731

Title: Prototyping and FPGA-based MAP synchronizer for very high rate FQPSK
Authors: Gray, A.
Kang, E.
Issue Date: 22-Oct-2001
Citation: International Telemetry Conference, 2001
Las Vegas, NV, USA
Abstract: While fundamental formulations of maximum a posteriori (MAP) estimation for symbol timing [1] have been in exisence for some time, it has generally not seen widespread usage in communications receivers due to its relatively greater complexity in comparison to other designs. However, MAP has been shown to provide significant performance advantages for the acquisition and tracking of digital modulations under low SNR conditions when compared to traditional techniques, such as the data transition tracking loop [2].
URI: http://hdl.handle.net/2014/36731
Appears in Collections:JPL TRS 1992+

Files in This Item:

File SizeFormat
01-0361.pdf76.48 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.