|
BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2014/34365
|
| Title: | VLSI Neuroprocessors |
| Authors: | Kemeny, S. |
| Issue Date: | 11-May-1994 |
| Citation: | Neural Network Workshop
Pasadena, California |
| Abstract: | Electronic and optoelectronic hardware implementations of highly parallel computing architectures address several ill-defined and/or computation-intensive problems not easily solved by conventional computing techniques. |
| URI: | http://hdl.handle.net/2014/34365 |
| Appears in Collections: | JPL TRS 1992+
|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
|
