NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/33522

Title: A VLSI Processor Design of Real-Time Data Compression for High-Resolution Imaging Radar
Authors: Fang, W.
Issue Date: 19-Sep-1994
Citation: Rochester, New York, USA
Abstract: For the high-resolution imaging radar systems, real-time data compression of raw imaging data is required to accomplish the science requirements and satisfy the given communication and storage constraints. The Block Adaptive Quantizer (BAQ) algorithm and its associated VLSI processor design have been developed to provide a real-time data compressor for high-resolution imaging radar systems.
URI: http://hdl.handle.net/2014/33522
Appears in Collections:JPL TRS 1992+

Files in This Item:

File SizeFormat
94-1367.pdf133.38 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on November 15, 2012.
If you have any comments or suggestions for this web site, please e-mail Alexander Smith or call 4-4202.