NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item:

Title: A 1-Gigabit Memory System on a multi-Chip Module for Space Applications
Authors: Louie, Marianne E.
Topliffe, Douglas A.
Alkalai, Leon
Issue Date: 9-May-1996
Citation: Andover, Massachusetts, USA
Abstract: Current spaceborne applications desire compact, low weight, and high capacity data storage systems along with the additional requirement of radiation tolerance. This paper discusses a memory system on a multi-chip module (MCM) that is designed for space applications.
Appears in Collections:JPL TRS 1992+

Files in This Item:

File SizeFormat
96-0766.pdf640.99 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.


Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.