|
BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2014/22063
|
| Title: | A hierarchical, automated target recognition algorithm for a parallel analog processor |
| Authors: | Woodward, Gail
Padgett, Curtis |
| Issue Date: | 10-Jul-1997 |
| Citation: | Monterey, California, USA |
| Abstract: | A hierarchical approach is described for an automated target recognition (ATR) system, VIGILANTE, that uses a massively parallel, analog processor (3DANN). The 3DANN processor is capable of performing 64 concurrent inner products of size 1x4096 every 250 nanoseconds. |
| URI: | http://hdl.handle.net/2014/22063 |
| Appears in Collections: | JPL TRS 1992+
|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
|
