NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/22063

Title: A hierarchical, automated target recognition algorithm for a parallel analog processor
Authors: Woodward, Gail
Padgett, Curtis
Issue Date: 10-Jul-1997
Citation: Monterey, California, USA
Abstract: A hierarchical approach is described for an automated target recognition (ATR) system, VIGILANTE, that uses a massively parallel, analog processor (3DANN). The 3DANN processor is capable of performing 64 concurrent inner products of size 1x4096 every 250 nanoseconds.
URI: http://hdl.handle.net/2014/22063
Appears in Collections:JPL TRS 1992+

Files in This Item:

File SizeFormat
97-0511.pdf879.01 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.