NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/20718

Title: A Systems Approach for Quality and Reliability of Chip Scale Package Assembly
Authors: Ghaffarian, R.
Issue Date: 6-Mar-1999
Citation: MTG: 1999 IEEE Aerospace Conference
Aspen, CO, U.S.A.
Abstract: This paper reviews many factors that affect interconnect reliability of commercial-off-the-shelf (COSTS) chip scale package (CSP) assemblies.
URI: http://hdl.handle.net/2014/20718
Appears in Collections:JPL TRS 1992+

Files in This Item:

File SizeFormat
98-1780.pdf596.27 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.