NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item:

Title: Winner/Loser-Take-All Circuits on SOI Technology for Neural Network Classification
Authors: Duong, T.
Saunders, C.
Ngo, T.
Daud, T.
Issue Date: 13-Apr-1998
Citation: Applications and Science of Computational Intelligence
Orlando, FL, U.S.A.
Abstract: High connectivity of artificial neural network chip-embodiments combined with currently emerging 3-dimensionally stacked multichip modules for real-time applications of target classification require a scrutiny for low power technology insertion.
Appears in Collections:JPL TRS 1992+

Files in This Item:

File SizeFormat
98-0383.pdf752.45 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.


Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.