NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/19032

Title: The Hardware Results of a 64 x 64 Analog Input Array for a 3-Dimensional Neural Network Processor
Authors: Duong, T.
Thomas, T.
Daud, T.
Thakoor, A.
Suddarth, S.
Issue Date: 4-May-1998
Citation: World Conference on Computational Intelligence
Anchorage, Alaska, U.S.A.
Abstract: Algorithms for the solution of spatio-temporal recognition and classification problems are known to require intense image data computation.
URI: http://hdl.handle.net/2014/19032
Appears in Collections:JPL TRS 1992+

Files in This Item:

File SizeFormat
98-0213.pdf310.18 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on November 15, 2012.
If you have any comments or suggestions for this web site, please e-mail Alexander Smith or call 4-4202.