NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2014/17263

Title: Design of a Fault-tolerant COTS-based Bus Architecture
Authors: Alkalai, L.
Burt, J.
Chau, S.
Tai, A.
Issue Date: 16-Dec-1999
Citation: Pacific RIM International Symposium on Dependable Computing
Hong Kong, China
Abstract: In this paper, we report our experiences and findings on the design of fault-tolerant bus architecture comprised of two COT buses, the IEEE 1394 and the I***Sup 2***C.
URI: http://hdl.handle.net/2014/17263
Appears in Collections:JPL TRS 1992+

Files in This Item:

File SizeFormat
99-0704.pdf1.02 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.

 

Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on November 15, 2012.
If you have any comments or suggestions for this web site, please e-mail Alexander Smith or call 4-4202.