|
BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2014/16766
|
| Title: | ELIPS: Toward a Sensor Fusion Processor on a Chip |
| Authors: | Daud, T.
Stoica, A.
Tyson, T.
Li, W.
Fabunmi, J. |
| Issue Date: | 5-Apr-1999 |
| Citation: | SPIE, AeroSence 1999
Orlando, Florida, USA |
| Abstract: | The paper presents the concept and initial tests from the hardware implementation of a low-power, high-speed reconfigurable sensor fusion processor. The Extended Logic Intelligent Processing System (ELIPS) processor is developed to seamlessly combine rule-based systems, fuzzy logic, and neural networks to achieve parallel fusion of sensor in compact low power VLSI. |
| URI: | http://hdl.handle.net/2014/16766 |
| Appears in Collections: | JPL TRS 1992+
|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
|
