NASA Jet Propulsion Laboratory California Institute of Technology Follow this link to skip to the main content

BEACON eSpace at Jet Propulsion Laboratory >
JPL Technical Report Server >
JPL TRS 1992+ >

Please use this identifier to cite or link to this item:

Title: ELIPS: Toward a Sensor Fusion Processor on a Chip
Authors: Daud, T.
Stoica, A.
Tyson, T.
Li, W.
Fabunmi, J.
Issue Date: 5-Apr-1999
Citation: SPIE, AeroSence 1999
Orlando, Florida, USA
Abstract: The paper presents the concept and initial tests from the hardware implementation of a low-power, high-speed reconfigurable sensor fusion processor. The Extended Logic Intelligent Processing System (ELIPS) processor is developed to seamlessly combine rule-based systems, fuzzy logic, and neural networks to achieve parallel fusion of sensor in compact low power VLSI.
Appears in Collections:JPL TRS 1992+

Files in This Item:

File SizeFormat
99-0167.pdf1.12 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, but are furnished with U.S. government purpose use rights.


Privacy/Copyright Image Policy Beacon Home Contact Us
NASA Home Page + Div 27
+ JPL Space
Site last updated on December 5, 2014.
If you have any comments or suggestions for this web site, please e-mail Robert Powers.